In this paper, an approach to simulate dishing in chemical mechanical polishing of inlaid copper structures is proposed. The simulation proposed in this study requires preliminary experiments to determine the material removal rate for both copper and silicon dioxide. With established material removal models, the instantaneous material removal rate at each location on the wafer can be estimated, thereby allowing the determination of the surface profile. The study of the effects of process parameters on dishing using the proposed approach shows good agreement with those found experimentally by other researchers. The effects of metal linewidth and down pressure were found to be more significant than the pad rigidity and pattern density. The verification test showed that the proposed approach was a vast improvement over previously established methods. With continuously shrinking device sizes, increases of speed, and a need for more performance capabilities, the integrated circuit industry has replaced tungsten ͑W͒, aluminum ͑Al͒, and its alloy with copper as a conductor.
With continuously shrinking device sizes, increases of speed, and a need for more performance capabilities, the integrated circuit industry has replaced tungsten ͑W͒, aluminum ͑Al͒, and its alloy with copper as a conductor. 1 This copper interconnect process includes wire trench etching, barrier deposition, copper deposition, and multiple uses of chemical mechanical polishing ͑CMP͒ both for dielectric planarization and removal of the excessive filled copper and barrier materials. In order to ensure complete copper removal across the entire wafer during the CMP process, overpolishing is required. 2 However, copper dishing occurs during the overpolishing steps.
Steigerwald et al. defined copper dishing as the difference in height between the center of the copper line, which was the lowest point of the dish, and the point where the SiO 2 levels off, which is the highest point of SiO 2 , as shown in Fig. 1 . 3 Dishing must be minimized to maintain planarity for the subsequent wafer process.
Developing a model to predict and analyze dishing behavior before the polishing process would be significantly useful. Sivaram et al. developed a model that described the material removal according to Preston's equation and took into account the bending of the polishing pad. 4, 5 The deflection of the polishing pad was a function of load distribution, elasticity modulus, and the moment of inertia. This model can be adopted to calculate dishing depth. Nguyen et al. presented a model for the development of dishing during metal CMP. 6 The main assumption of the model was that material removal occurs predominantly at the pad/wafer contacts. The relation that described the development of dishing as a function of overpolishing time was also established.
In this study, a simulation approach was proposed to predict the dishing depth and profile as overpolishing proceeds. The simulation required preliminary experiments to determine the material removal rate for both copper and silicon dioxide. With established material removal models, the instantaneous material removal rate at each location on the wafer can be estimated, thereby allowing the determination of the surface profile and dishing depth. The effects of polishing parameters and pattern features on dishing were then studied using the proposed method. Finally, tests were conducted to verify the proposed approach.
Simulation Approach for Dishing
Theoretically, by knowing material removal at each location on the wafer, one can determine the surface profile. During the CMP process, both copper and silicon oxide are polished simultaneously. The removal rate at the areas covered by copper are different from those covered by silicon oxide. In order to simulate the change of surface profile, the material removal models for both copper and silicon oxide should be established first. With established material removal models, the instantaneous material removal rate can be estimated.
The material removal rate was highly dependent on the pressure applied on the wafer during the process and the relative velocity between wafer and polishing pad. [7] [8] [9] The relative velocity between wafer and polishing pad can be calculated mathematically by knowing the location coordinates of interest and the rotational speed of the main spindle and the wafer. However, the pressure distribution on wafer surface was difficult to measure during the CMP process. In order to understand pressure distribution on the wafer surface during the CMP process, the finite element method was adopted to estimate the stress distribution on the wafer. A commercial software ANSYS was used in this study.
With the known pressure distribution and the relative velocity, the instantaneous material removal rate at each location can be estimated. The surface topography in the next time interval can then be generated. With the new surface topography, pressure distribution and material removal are estimated again. The process is iterated until the end of the simulation process. The wafer surface topography history and dishing phenomenon can then be simulated. Figure  2 shows the flow chart for surface topography simulation.
Material Removal Model
In order to establish material removal models for both copper and silicon oxide, the preliminary experiment was conducted. The blanket wafers of both copper and silicon oxide used for these tests were 100 mm in diameter. A thickness of 1000 nm of silicon oxide was grown on the wafer surface in a horizontal furnace. In fabricating a blanket wafer of copper, a titanium layer with a thickness of 50 nm was sputtered on the wafer first and served as an adhesion promoter between the thermal dioxide and the copper. The thickness of the copper layer was around 1500 nm.
All experimental tests were conducted on an IPEC 372M polisher. The polishing pad used in these tests was IC1400 from Rodel. The polishing slurry consisted of silicon abrasives with a diameter around 300 nm, 0.1 M of HNO 3 , 0.5 M of C 6 H 8 O 7 , and H 2 O. The solution was mixed with KHO and the pH of the slurry was 3.5. The slurry was delivered to the center of the polishing pad. The flow rate of the slurry was 150 mL/min. The pad was reconditioned before each test. The test parameters are listed in Table I .
In general CMP process, both polishing pad and wafer were rotating during the process, and the relative speed between the wafer and the polishing pad was not only varying with different locations but also time-varying. It was then quite difficult to study the effect of relative speed on material removal. In order to reduce the timevarying dependencies of relative speed between the wafer and the polishing pad during polishing, tests were conducted with a fixed polishing head and rotating platen. By doing this, the relative velocity was simply equal to the product of the rotational speed of polishing pad and the distance between rotary center and the measured points on the wafer. The finite element method was adopted to estimate stress distribution on the wafer.
A standard four-point probe was used to measure the thickness of the copper layer; a Nanospec optical film thickness measurement tool was used to measure the thickness of the silicon dioxide layer. The difference of thickness measured before and after polishing process was used to estimate the material removal rate.
The material removal rate ͑in nm/s͒, RR, for both copper and silicon dioxide was fitted by the following equations
where P is the pressure ͑in kPa͒ on the wafer surface and V is the relative velocity ͑in cm/s͒ between the polishing pad and the wafer at the location of interest. The removal rate of copper is around 40 times higher than that of silicon oxide within the range examined.
Simulation Study of Dishing Behavior
In this section, the effects of process parameters on dishing behavior were studied using the proposed approach. All simulation conditions are listed in Table II . The simulations were conducted with four levels of metal linewidth, four levels of pattern density, three levels of pad rigidity, three levels of down pressure, and six levels of overpolishing time. In these tests, a uniform pattern density condition was simulated.
Effect of metal linewidth.- Figure 3 shows the effects of linewidth on the development of dishing with overpolishing time. It was shown that dishing depth slightly increased as linewidth increased. With a narrower linewidth, it took less time to reach a steady dishing profile. It was shown that with a linewidth of 2.5 m, it took 66 s to reach a steady dishing profile. A wider linewidth will result in a deeper dishing.
With a short overpolishing time, the effect of linewidth on dishing depth was insignificant. As an example, with 15 s of overpolishing time, a 400% increase in linewidth ͑from 2.5 to 10 m͒ occurred and the increase in dishing depth was only 24%. However, with a longer overpolishing time, the effects of linewidth on dishing depth became significant. As an example, with 90 s of overpolishing time, a 400% increase in linewidth ͑from 2.5 to 10 m͒ occurred and the increase in dishing depth was up to 72%.
Effect of pattern density.- Figure 4 shows the effects of pattern density on the dishing depth. It was shown that the effect of pattern density on dishing depth was insignificant at the beginning of the overpolishing process. With a 15 s overpolishing time and a 250% increase in pattern density ͑from 0.25 to 0.625͒, the dishing depth was decreased only 0.8%. However, with a longer overpolishing time, the dishing depth decreased little as pattern density increased. With a 90 s overpolishing time and a 250% increase in pattern density ͑from 0.25 to 0.625͒, the decrease in dishing depth was about 7.7%. When dishing appeared, more applied load is carried by the silicon oxide area. This increase of pressure in the silicon oxide area will increase the removal rate of the silicon oxide. A higher pattern density indicated a higher increase in pressure in silicon oxide area. This was due to a lower area percentage of silicon oxide. Hence one should expect a larger increase of removal rate in the silicon oxide area and less dishing for a higher pattern density.
Effect of pad rigidity.- Figure 5 shows the effects of pad rigidity on dishing depth. It was shown that dishing depth decreased little as pad rigidity increased. Theoretically, a softer polishing pad will result in a deeper dishing depth because a softer pad results in larger deformation than a hard pad under the same applied pressure. As dishing increases, the pressure on the metal with a soft pad is higher than that with hard pad. However, with a 90 s of overpolishing time and a 400% increase in pad rigidity ͑from 1.15 to 4.6 GPa͒, the decrease in dishing depth was only 3.6%. This is due to the pad rigidity being very low. ͑i.e., a four time increase in pad rigidity has little effect on the pressure distribution and dishing as well͒.
Effect of down pressure.- Figure 6 shows the effects of down pressure on dishing depth. It was shown that dishing depth increased as down pressure increased. This was because a higher down pressure results in higher material removal rate on both SiO 2 and copper. At the overpolishing stage, the removal rate at the silicon oxide area is much lower than that at the copper area. Because the dishing depth was the difference of material removal between these two materials, the effects of applied pressure on dishing depth should be significant before steady dishing profiles were reached. At the first 15 s of overpolishing time coupled with a 233% increase in applied pressure ͑from 20.7 to 48.3 kPa͒, the increase in dishing depth was 59%. However, with 90 s of overpolishing time, the increase in dishing depth was reduced to 48%. This could be attributed to the increase in polishing pressure, which increased the dishing rate and thereby could shorten the time to reach the steady dishing profile.
Summary.-According to the above study, it was found that the effects of pad rigidity and pattern density on dishing were relatively minor. The effects of metal linewidth and down pressure are more significant on the dishing within the range studied. As metal linewidth and down pressure increased, dishing depth was also increased, and the dishing depth was increased with overpolishing time before a steady dishing profile was reached. Nguyen et al. also experimentally studied relationships between dishing and feature size. 10 It was shown that dishing was strongly dependent on linewidth, while only a small effect of pattern density was observed. 10 Although the linewidth ranges studied were different, these results were similar to those observed from the simulation results in this study.
Verification Experiments
To verify the proposed approach, experimental tests were conducted. The patterned wafers fabricated and used in these tests had interconnection grooves that were wet etched in the layer of silicon dioxide with a depth of 1000 nm. After depositing a layer of titanium with a thickness of 50 nm as an adhesion promoter, a layer of copper with a thickness of 1500 nm was deposited by sputtering. Specimens with two levels of metal linewidth, 5 and 10 m, and two levels of space, 5 and 10 m, were fabricated and used in these tests. The experimental conditions are listed in Table III . The WYKO optical profilometer was used to determine the end point of the process and to measure dishing depth and surface topography. Table IV shows the dishing depths measured experimentally and those estimated using the proposed approach. For comparison, the dishing depths estimated using Sivaram's model and Nguyen's model are also shown in the table. Sivaram's model can only be used to estimate the maximum dishing depth and the result was not a function of overpolishing time. The current proposed approach exclusively took into account the effects of pattern density and pressure distribution after dishing appeared. It was shown that with an overpolishing time of 30 s, the dishing depths estimated using the proposed approach and Nguyen's model were quite close to those measured experimentally. With the overpolishing time of 90 s, both the proposed approach and Nyguen's model overestimated the dishing depth. Figures 7 and 8 show results of the dishing profiles measured experimentally and simulated using the proposed approach. It was shown that the measured dishing depth was quite close to those simulated with an overpolishing time of 30 s, while the measured dishing depth was shallower than those obtained from simulations with an overpolishing time of 90 s. The experimentally measured dishing profile was wider than that simulated. This is because the interconnection grooves were wet etched; hence the undercutting occurs because wet etching is an isotropic etching process. A longer 
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G667 etching time will result in larger undercutting and wider etching grooves. It was also observed that the sidewall on the right-hand side of dishing profile was generally higher than that on the left. It is considered that in these tests, the single head was fixed in the process and the slurry always flows from the left-hand side to the righthand side. Thus the deposits around the bottom close to the sidewall on the right-hand side might be more than that on the left-hand side.
Conclusions
In this study, an approach to simulating the dishing behavior was proposed. A preliminary experiment was conducted to establish material removal rate models for both copper and silicon dioxide. The models were then used to estimate the material removal at each location and simulate the dishing profile. The effects of process parameters on dishing behaviors were also studied. Experimental tests were conducted to verify the proposed approach.
It was found that the effects of pad rigidity and pattern density on dishing were relatively minor. The effects of metal linewidth and down pressure are more significant on dishing within the range studied. As the metal linewidth and down pressure increased, the dishing depth also increased. These results are similar to those observed experimentally by other researchers. The proposed approach originally took into account the effects of pattern density and pressure distribution after dishing appeared, and the proposed approach has better dishing depth prediction than the other two models.
